

# MITSUBISHI LSIS M58658P

## 320-BIT (20-WORD BY 16-BIT) ELECTRICALLY ALTERABLE ROM

#### DESCRIPTION

The M58658P is a serial input/output 320 bit electrically erasable and reprogrammable ROM organized as 20 words of 16 bits, and fabricated using MNOS technology. Data and addresses are transferred serially via a one-bit bidirectional bus.

#### **FEATURES**


- Word-by-word electrically alterable
- Non-volatile data storage . . . . . . . . . 10 years (min)
- Typical power supply voltages . . . . . . -30V, +5V
- Number of erase-write cycles . . . . . . . 10<sup>5</sup> times (min)
- Number of read access unrefreshed. . .109 times (min)
- 5V I/O interface


#### **APPLICATION**

Non-volatile channel memories for electronic tuning systems and field-reprogrammable read-only memory systems

#### **FUNCTION**

The address is designated by two consecutive one-of-four coded digits. Eight modes—accept address, AD accept address, accept data, shift data output, erase, write, read, and standby—are all selected by a 3-bit code applied to  $C_1$ ,  $C_2$ , and  $C_3$ . Data is stored by internal negative writing pulses that selectively tunnel charges into the  $SiO_2-Si_3N_4$  interface of the gate insulators of the MNOS memory transistors.





#### PIN DESCRIPTION

Pin	Name	Functions
1/0	1/0	In the accept address AD accept address and accept data modes, used for input.  In the shift data output mode, used for output.  In the standby, read, erase and write modes, this pin is in a floating state
V <sub>M</sub>	Test	Used for testing purposes only. It should be left unconnected during normal operation
Vss	Chip substrate voltage	Normally connected to +5 V
V <sub>G</sub> G	Power supply voltage	Normally connected to ~30V.
CLK	Clock input	Required for all operating modes, when $\overline{\text{CS}}$ is low.
C <sub>1</sub> ~C <sub>3</sub>	Mode control input	Used to select the operation mode
V <sub>GND</sub>	Ground voltage	Connected to ground (OV)
<del>C</del> S	Chip select	Used for chip selection in "L"

#### **OPERATION MODES**

C1	C2	Сз	Functions
н	н	н	Standby mode. The contents of the address registers and the data register remain unchanged. The output buffer is held in the floating state.
н	н	L	Additional data (AD) accept address: Data presented at the I/O pin is shifted into the AD address registers one bit with each clock pulse. The address is designated by two one-of-four coded digits. 4-word address is assigned in this mode.
н	L	н	Erase mode. The word stored at the addressed location is erased. The data bits after erasing are all low-level
н	L	L	Accept address mode: Data presented at the I/O pin is shifted into the address registers one bit with each clock pulse. The address is designated by two one-of-four-coded digits, 16-word address is assigned in this mode.
L	н	н	Read mode: The addressed word is read from the memory into the data register
L	н	L	Shift data output mode The output driver is enabled and the contents of the data register are shifted to the I/O pin one bit with each clock pulse.
L	L	н	Write mode. The data contained in the data register is written into the location designated by the address registers.
L	L	L	Accept data mode. The data register accepts serial data from the I/O pin one bit with each clock pulse. The address registers remain unchanged.

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>G</sub> G	Supply voltage		0.3~-40	V
Vi	input voltage	With respect to VSS	0.3~-20	V
V <sub>O</sub>	Output voltage		0.3~-20	ý
Tstg	Storage temperature		<b>- 40 ~ 125</b>	٣
Торг	Operating temperature		- 10 ~ 70	τ

## **RECOMMENDED OPERATING CONDITIONS** (Ta = $-10-70\,^{\circ}$ C, unless otherwise noted)

	_		Unit		
Symbol	Parameter	Min	Nom	Max	Oim
V <sub>GG</sub> -V <sub>SS</sub>	Supply voltage	- 32.2	- 35	- 37.8	V
Vss-VGND	Supply voltage	4.75	5	6	V
VIH	High-level input voltage	V <sub>SS</sub> - 1		V <sub>SS</sub> + 0.3	٧
VIL	Low-level input voltage	Vss-6.5		V SS - 4.25	V



**ELECTRICAL CHARACTERISTICS** ( $T_a = -10 - 70 \text{ °C}$ ,  $V_{GG} - V_{SS} = -35 \text{ V} \pm 8 \text{ %}$ ,  $V_{SS} - V_{GND} = 5 \text{ V} - 5 \text{ %}$ . unless otherwise noted )

Symbol	Parameter	Test conditions	Limits			11=:4
	rarameter	Test conditions	Min	Тур	Max	Unit
ViH	High-level input voltage		V <sub>SS</sub> - 1		V <sub>SS</sub> + 0.3	V
VIL	Low-level input voltage		V <sub>SS</sub> -6.5		V SS-4.25	٧
l <sub>IL</sub>	Low-level input current CLK, C1, C2, C3, I/O	$V_1 - V_{SS} = -6.5V$	-10		+10	μА
RI	Input pull-up resistance, CS			30		kΩ
lozL	Off-state output current, low-level voltage applied	$V_{O}-V_{SS} = -6.5V$	10		+10	μΑ
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -200\mu A$	V <sub>SS</sub> - 1			٧
VoL	Low-level output voltage	I <sub>OL</sub> = 10μA	Ī		V <sub>GND</sub> +0.5	٧
Igg	Supply current from VGG	$I_0 = 0\mu A$		5.5	8.8	mA

Note 1: Typical values are at Ta =  $25^{\circ}$ C and  $V_{GG}$ - $V_{SS}$  = -35V.

**TIMING REQUIREMENTS** (Ta = -10 - 70%,  $V_{GG} - V_{SS} = -35V \pm 8\%$ ,  $V_{SS} - V_{GND} = 5V - 5\%$ . unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			
			Min	Тур	Max	Unit
T <sub>L(\$)</sub>	Negative clock pulse width		30			μS
T <sub>H(\$\phi\$)</sub>	Positive clock pulse width		33			μS
Τ <sub>(φ)</sub>	Clock period				300	μS
t w	Write time		16	20	24	ms
t <sub>E</sub>	Erase time		16	20	24	ms
t <sub>r</sub> , t <sub>f</sub>	Risetime, fall time				1	μS
t <sub>su</sub>	Control setup time before the fall of the clock pulse		1			μs
th	Control hold time after the rise of the clock pulse		0			μS
t <sub>ss</sub>	Clock control setup time before the fall of $\overline{\text{CS}}$		1			μS
t <sub>hs</sub>	Clock control hold time after the rise of CS		1			μS


**SWITCHING CHARACTERISTICS** (Ta =  $-10 \sim 70 \, \text{C}$ , V<sub>QG</sub> =  $-35 \text{V} \pm 8 \, \%$ , unless otherwise noted.)

Symbol	Parameter	Alternative symbols	Test conditions		Unit		
				Min	Тур	Max	Unit
ta(c)	Read access time	tew	$C_L = 100pF$ $V_{OH} = V_{SS} - 2V$ $V_{OL} = V_{GND} + 1.5V$			20	μs
ts	Unpowered nonvolatile data retention time	Ts	$N_{EW} = 10^4$ . $t_{W(W)} = 20 \text{ ms}$ $t_{W(E)} = 20 \text{ ms}$	10			Year
(S		Ts	$N_{EW} = 10^5$ , $t_{W(W)} = 20 \text{ ms}$ $t_{W(E)} = 20 \text{ ms}$	1			·
NEW	Number of erase/write cycles	Nw		10 <sup>5</sup>			Times
N <sub>RA</sub>	Number of read access unrefreshed	NRA	,	10 <sup>9</sup>			Times
tdv	Data valid time	tpw				20	μs

#### **TIMING DIAGRAM**


Accept Address Mode (8 clocks)

CS: L




Note 2: The addresses from  $A_{00}$  to  $A_{33}$  are designated by two one-of-four coded digits. The above figure shows designation of address  $A_{33}$  (decimal address 15).

#### 



Note 3. In the AD accept address mode, the higher four are set high, and the lower four digits are designated by one of the four coded digits. This address mode allows designation of addresses from  $A_{\rm b}$  to  $A_{\rm 3}$ . Each address has a 16 bits. The above figure shows designation of address  $A_{\rm 3}$ .









### Shift Data Output Mode (16 clocks)






## Timing of clock, $C_1$ , $C_2$ , $C_3$ , and data input



Note 4:  $C_{\tau} \sim C_{\tau}$  and accept data (AD accept data) are interchnageable while the clock is set high


### Timing of clock, C<sub>1</sub>, C<sub>2</sub>, C<sub>3</sub>, and data input






## **Operation flowchart**

#### **Rewriting flowchart**



- Note 5: One or more clock are required for standby between modes.
  6: Set  $\overline{\text{CS}}$  to the low level after the lapse of  $t_{SS}$  and CLK has been set high and  $C_1 \sim C_3$  have been set to the standby mode.
  - 7: Keep CLK to the high level and  $C_1 \sim C_3$  to "standby" from the time when  $\overline{CS}$  is set high to the lapse of ths.

#### Read Flowchart





### **Power-on/off Conditions**

With power-on,  $V_{GG}$  is applied after  $V_{SS}$  has been applied. With power-off,  $V_{SS}$  is cut after  $V_{GG}$  has been cut. For power-on and off, hold  $\overline{CS}$  in  $V_{SS}$  or floating state. The recommended timing chart for power-on and off is as follows.

